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On田chip1/0 Buffer Circuits 
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Abstract 恒国paperdiscusses a development of software program which pr∞esses Th但cα10Interface Model for 
Integrated Circuit) description and the evaluation of circuit sirnulation based on IMIC. 
IMIC was developed by the Elec仕onicIndustry Association of Japan (EIAJ， now JEITA : Japan EI巴ctronicsand 
Information Technology Association) in 2001ωprovide precise circuit sirnulation on Printed Circ山tBoard(PCB). 
IMIC will enable ωprovide better circuit sirnulation environment in the design of PCB for both users and suppliers of 










モデ、ルには SPICE(Simu1ation Program with Integrated 
Circuit Emphasis) モデル、 IBIS (I10 Buffer Interface 
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2園 2 SMI model 









2固 3 Veri log-A HDL 
Veri1og-A HDL9) (Hardware Description Language)は、




(Veri1og-D: IEEE 1364-1995 Veri10g HDLを区別するため)
混在 (MixedSigna1)の記述・シミュレーションを可能な
規格として Veri1og-AMS(Ana1og and Mixed Signal) 
HDL10)となった。






























+ [ic_connectionピ{fastI typ I slow}'] 
+ [ic_deviceピ{fastI typ I slow}'] 
+ ic stimuli='ヒ。ン名，{risingI falling}， 
{fast I typ I slow}， [遅延時間]，
+ [package_connectionプ{fastI typ I slow}'] 





































抵抗 500[Q Jとコンデンサ 3CpFJ 
した場合
コンデンサ 3[pFJ 
抵抗 500 [QJ 
































































図4.6 抵抗 500[Q Jを負荷とした場合
負荷としコンデンサ 3[pF)を接続しシミュレーション
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